Test MP+dmb.sy+addr-[fr-rf]-fri-rfi-addr

AArch64 MP+dmb.sy+addr-[fr-rf]-fri-rfi-addr
"DMB.SYdWW Rfe DpAddrdR FrLeave RfBack Fri Rfi DpAddrdR Fre"
Cycle=Rfi DpAddrdR Fre DMB.SYdWW Rfe DpAddrdR FrLeave RfBack Fri
Relax=
Safe=Rfi Rfe Fri Fre DMB.SYdWW DpAddrdR [FrLeave,RfBack]
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr Rf
Orig=DMB.SYdWW Rfe DpAddrdR FrLeave RfBack Fri Rfi DpAddrdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=z; 1:X10=x;
2:X1=z;
}
 P0          | P1                   | P2          ;
 MOV W0,#1   | LDR W0,[X1]          | MOV W0,#1   ;
 STR W0,[X1] | EOR W2,W0,W0         | STR W0,[X1] ;
 DMB SY      | LDR W3,[X4,W2,SXTW]  |             ;
 MOV W2,#1   | LDR W5,[X4]          |             ;
 STR W2,[X3] | MOV W6,#2            |             ;
             | STR W6,[X4]          |             ;
             | LDR W7,[X4]          |             ;
             | EOR W8,W7,W7         |             ;
             | LDR W9,[X10,W8,SXTW] |             ;
Observed
    z=2; y=1; x=1; 1:X9=1; 1:X7=2; 1:X5=0; 1:X3=1; 1:X0=1;
and z=2; y=1; x=1; 1:X9=0; 1:X7=2; 1:X5=0; 1:X3=1; 1:X0=1;
and z=2; y=1; x=1; 1:X9=1; 1:X7=2; 1:X5=0; 1:X3=1; 1:X0=0;
and z=2; y=1; x=1; 1:X9=0; 1:X7=2; 1:X5=0; 1:X3=1; 1:X0=0;